Swap fleet naming + restore Qwen3.6-35B-A3B Q6_K_P on Dankserver

- Restore the pre-2026-08-17 Qwen3.6-35B-A3B-Uncensored-HauhauCS-Aggressive
  Q6_K_P + ngram-mod setup as frank-default-small on Dankserver (port 7770,
  upstream llama.cpp b10121, MoE experts on CPU via --n-cpu-moe 36).
- Rename the CIRU Qwen3.8-27B ActiveFPX setup from frank-default-small to
  frank-default-large (Dankclaw, port 52625); bump to CTX_SIZE=262144
  (native max) and PARALLEL=2 (96 GiB unified pool).
- Retire the Qwen3.8-27B IQ4_XS FastMTP frank-default-large (Dankserver) to
  .AGENTTRASH.
- deploy.sh: SERVICE[dankserver]=frank-default-small,
  SERVICE[dankclaw]=frank-default-large; HEALTH_WAIT[dankserver]=600.
This commit is contained in:
Frank committed 2026-08-18 00:32:26 -07:00
1 parent fe1d834d37
commit 1ba9618fcc
7 files changed
+262 -276

No files matched your search

+50 -60
View File
@@ -1,71 +1,61 @@
# Tunables for frank-default-small (CIRU llama.cpp, dankclaw, Strix Halo
# gfx1151).
# Tunables for frank-default-small (HauhauCS Qwen3.6-35B-A3B Q6_K_P,
# ngram-mod spec, Dankserver, RTX 3090).
#
# Runtime: the PromptForge llama-server built from ciru-ai/ROCmFPX tag
# qwen3.8-activefpx-promptforge-v2.3 serving
# jcbtc/Qwen3.8-27B-CIRU-ActiveFPX-PromptForge (v2). ActiveFPX compact
# GGUF with PromptForge companions for CIRU DualView prompt acceleration and
# native depth-4 MTP. Alias frank-default-small, port 52625.
# Runtime: upstream llama.cpp llama-server (b10121). RTX 3090 24 GB;
# Ryzen 7 7700X; 62 GB RAM. MoE experts offloaded to CPU (--n-cpu-moe 36).
# Restored 2026-08-18 (was the pre-2026-08-17-redo frank-default-small).
#
# This runtime replaced the retired vLLM service that previously occupied
# this slot. See docs/ciru-activefpx-promptforge.md.
#
# WARNING: do not name any variable TEMP, HOST, or GPU_MAX_HEAP_SIZE. The ROCm
# HIP runtime reads those bare env vars (see the 2026-08-13 TEMP incident).
# llama.cpp reads --host/--port/--temp as CLI flags, never as env vars.
# WARNING: do not name any variable TEMP, HOST, or GPU_MAX_HEAP_SIZE. The
# ROCm HIP runtime reads those bare env vars (see the 2026-08-13 TEMP
# incident). This box is NVIDIA/CUDA, but the rule keeps the env portable.
# CIRU llama-server binary (ROCmFPX v2.3 build, see docs/ciru runtime page).
# Built against the private TheRock ROCm 7.15 SDK kept in the retired
# ling3-ciru venv. ROCm 7.15 is required for the advertised Strix Halo
# performance; the system ROCm 7.2.4 selects slower/fallback kernels.
LLAMA_BIN=/home/dank/ciru-qwen38/ROCmFPX/build-promptforge/bin/llama-server
# Model files. The three-file payload (v2 GGUF + FFN + GDN) enables CIRU
# DualView prompt acceleration; omit the two .pfs files to run the GGUF alone
# and save ~19.7 GiB of memory at the cost of prompt throughput.
MODEL_DIR=/home/dank/models/CIRU-Qwen3.8-27B-ActiveFPX
MODEL_FILE=Qwen3.8-27B-CIRU-ActiveFPX-PromptForge-v2.gguf
FFN_PFS=Qwen3.8-27B-CIRU-ActiveFPX-PromptForge-FFN.pfs
GDN_PFS=Qwen3.8-27B-CIRU-ActiveFPX-PromptForge-GDN.pfs
# ROCm 7.15 SDK paths (inside the retired ling3-ciru venv). The serve script
# exports ROCM_PATH and LD_LIBRARY_PATH from these so the 7.15 libraries
# precede any system ROCm 7.2.4.
ROCM_DEVEL=/home/dank/ling3-ciru/Ling-3.0-Flash-CIRU-int4-Strix-native/.venv/lib/python3.12/site-packages/_rocm_sdk_devel
ROCM_LIB=/home/dank/ling3-ciru/Ling-3.0-Flash-CIRU-int4-Strix-native/.venv/lib/python3.12/site-packages/_rocm_sdk_libraries
ROCM_CORE=/home/dank/ling3-ciru/Ling-3.0-Flash-CIRU-int4-Strix-native/.venv/lib/python3.12/site-packages/_rocm_sdk_core
# Model files (already on disk; Q6_K_P GGUF + f16 mmproj vision encoder).
MODEL_DIR=/home/dank/models
MODEL_FILE=Qwen3.6-35B-A3B-Uncensored-HauhauCS-Aggressive-Q6_K_P.gguf
MMPROJ_FILE=mmproj-Qwen3.6-35B-A3B-Uncensored-HauhauCS-Aggressive-f16.gguf
# Upstream llama.cpp binary (b10121).
LLAMA_SERVER=/home/dank/llama.cpp/build/bin/llama-server
ALIAS=frank-default-small
BIND_ADDR=0.0.0.0
LISTEN_PORT=52625
LISTEN_PORT=7770
# Serving: 128K context (user request, 2026-08-18; model card default is
# 64K), single slot, f16 KV, context checkpoints, prompt cache. Native MTP
# depth-4. KV at 128K is 8 GiB (64 KiB/token); estimated total ~43 GiB of
# the 64 GiB SVM pool, leaving ~21 GiB headroom.
CTX_SIZE=131072
PARALLEL=1
BATCH_SIZE=2048
UBATCH_SIZE=2048
# 4 parallel slots x ~175104 ctx each = ~700000 total context pool.
# Dual-f16 KV at 700000 cells leaves ~2.3 GiB free on the 3090.
CTX_SIZE=700000
PARALLEL=4
# Spec: ngram-mod (n_min=48, n_max=64, n_match=24).
SPEC_TYPE=ngram-mod
NGRAM_MOD_N_MIN=48
NGRAM_MOD_N_MAX=64
NGRAM_MOD_N_MATCH=24
# Expert offload: 36 of 40 layers keep MoE weights on CPU; 4 on GPU.
N_CPU_MOE=36
N_GPU_LAYERS=all
# KV cache on GPU, both K and V at f16.
CACHE_TYPE_K=f16
CACHE_TYPE_V=f16
CTX_CHECKPOINTS=32
CACHE_RAM=8192
# Native MTP draft (depth-4, greedy, ROCm-safe CPU argmax fast path).
SPEC_DRAFT_N_MAX=4
SPEC_DRAFT_N_MIN=0
SPEC_DRAFT_P_MIN=0.0
SPEC_DRAFT_P_SPLIT=0.10
# Sampling (model card defaults).
TEMPERATURE=0.7
TOP_P=0.95
# Thinking enabled (user request, 2026-08-18). deepseek format moves the
# <think> reasoning into message.reasoning_content (OpenAI-compatible);
# none would leave the thought tags unparsed in content.
REASONING=on
REASONING_FORMAT=deepseek
VERBOSITY=4
# Store SWA/context checkpoints in RAM to hold peak GPU memory down.
CTX_CHECKPOINTS=4
# Big prefill batches (ubatch 3072 is the top prefill tier).
BATCH_SIZE=8192
UBATCH_SIZE=3072
# Eager RAM load (MoE experts on CPU; ~31 GB RAM).
NO_MMAP=1
# Sampling (HauhauCS Qwen3.6-35B-A3B model card, thinking-general).
TEMPERATURE=1.0
TOP_K=20
TOP_P=0.95
MIN_P=0.0
# Compute threads lowered to 7 so other processes keep a core.
THREADS=7
THREADS_HTTP=8